Developing Wide Flexible Robust PWM Driver by Flip Flop For Supporting The SMPS Technology

Augustinus Sujono, Feri Adriyanto, Hari Maghfiroh, Joko Slamet Saputro, Agus Ramelan


The limitation of the operational area of the PWM signal generator provided by the microprocessor or chip, give the opportunity to develop flip flop technology that has been widely used in digital technology as a latch, counter, register, memory and so on, will  be able to be developed into a PWM driver. Flip flop technology has developed and is able to reach a very wide operational area regarding voltage and frequency variations. So in this research flip flop technology was developed as a PWM signal driver and the results were better, involving the ability to vary voltage from 6 to 60 Volts, frequencies from 2 to 81 kHz and duty cycles of 10 -75%. Furthermore, if a component with higher capability is selected, it will be able to operate in very low to very high operating areas, exceeding the capabilities of the microprocessor or chip.

Full Text:



J. B.V.Reddy, G. Bhuvaneswari and Bhim Singh, A Single DC-DC Converter Based Multiple Output SMPS with Fully Regulated and Isolated Outputs, IEEE Indicon 2005 Conference, Chennai, India, I I - 1 3 Dec. 2005.

Wael A Y Salah, and S Taib, Member, IEEE, Improvement of Transformerless 200W SMPS Using CUK DC-DC Converter, First International Power and Energy Coference PECon 2006 497 November 28-29, 2006, Putrajaya, Malaysia

Wenbin Yan, Dada Wang, Pengfei Jia, Weiguo Li, The PWM speed regulation of DC motor based on intelligent control, Systems Engineering Procedia 3 (2012) 259 – 267, doi:10.1016/j.sepro.2011.11.028, 2211-3819 © 2011 Published by Elsevier Ltd.

Massimo Alioto, Elio Consoli, Gaetano Palumbo, Flip-Flop Design in Nanometer CMOS

From High Speed to Low Energy, Springer International Publishing, Switzerland, 2015.

S. Trotta, H. Li, V. P. Trivedi, and J. John, A Tunable Flipflop-Based Frequency Divider up to 113 GHz and a Fully Differential 77GHz push-push VCO in SiGe BiCMOS Technology, 2009 IEEE Radio Frequency Integrated Circuits Symposium, RMO1B-5, 978-1-4244-3376-6/978-1-4244-3378-0/09/$25.00 © 2009 IEEE

Sanmukh Kaur, R.S. Kaler, All optical SR and D flip-flop employing XGM effect in semiconductor optical amplifiers, Optik 125 (2014) 865–869, 0030-4026/$ – see front matter © 2013 Elsevier GmbH. All rights reserved.

Ahmad Karimi, Abdalhossein Rezai, Mohammad Mahdi Hajhashemkhani, A novel design for ultra-low power pulse-triggered D-Flip-Flop with optimized leakage power, INTEGRATION the VLSI journal 60 (2018) 160–166, INTEGRATION, the VLSI journal,, 0167-9260/ © 2017 Elsevier B.V. All rights reserved.

M. Prithivi Raj, G. Kavithaa, Dynamic signal driving strategy based high speed and low powered dual edge triggered flip flop design used memory applications, Microprocessors and Microsystems 71 (2019) 102879, Microprocessors and Microsystems,

-9331/© 2019 Elsevier B.V. All rights reserved.

Sébastien Bernarda, Marc Bellevillea, Jean-Didier Legatc, Alexandre Valentian,

David Bol, Ultra-wide voltage range pulse-triggered flip-flops and register file with

tunable energy-delay target in 28 nm UTBB-FDSOI, Microelectronics Journal 57 (2016) 76–86,, 0026-2692/ © 2016 Elsevier Ltd. All rights reserved.

Jinghua Yang, Niranjan Kulkarni, Joseph Davis, Sarma Vrudhula, Fast and Robust Differential Flipflops and their Extension to Multi-input Threshold Gates, School of Computing, Informatics, and Decision Systems Engineering, Arizona State University, Tempe, Arizona 85281, 978-1-4799-8391-9/15/$31.00 ©2015 IEEE.

Aminur Rahman, Denis Blackmore, Threshold voltage dynamics of chaotic RS flip-Flops, Chaos, Solitons and Fractals 103 (2017) 555–566, Chaos, Solitons and Fractals Nonlinear Science, and Nonequilibrium and Complex Phenomena,, 0960-0779/© 2017 Elsevier Ltd. All rights reserved..

Diouba Sacko, Alpha Amadou Kéïta, Techniques of Modulation: Pulse Amplitude Modulation, Pulse Width Modulation, Pulse Position Modulation, International Journal of Engineering and Advanced, Technology (IJEAT), ISSN: 2249 – 8958, Volume-7 Issue-2, December 2017

Mr. Sanjay Murmu, Mr.SSPM Sharma B, Study and Design, Simulation of PWM based Buck converter for Low Power Application, IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE)

e-ISSN: 2278-1676,p-ISSN: 2320-3331, Volume 10, Issue 4 Ver. II (July – Aug. 2015), PP 01-17

Mohammad Kamil, Switch Mode Power Supply (SMPS) Topologies, Microchip Technology Inc., USA, 2007.


  • There are currently no refbacks.